資料介紹
This book presents the perspective of the ADRIATIC project for the
design of reconfigurable systems-on-chip, as perceived in the course of the
research during 2001 - 2004. The project provided: (a) a high-level
hardware/software co-design and co-verification methodology and tools for
reconfigurable systems-on-chip, supplemented with back-end design tools
for the implementation of the reconfigurable logic blocks of the chip, (b) the
definition of the technological requirements for reconfigurable processors
for wireless terminals and (c) the implementation of MPEG-4, WCDMA and
WLAN design cases to validate the methodology and tools.
Reconfigurability is becoming an important part of System-on-Chip
(SoC) design to cope with the increasing demands for simultaneous
flexibility and computational power. Current hardware/software co-design
methodologies provide little support for dealing with the additional design
dimension introduced. Further support at the system-level is needed for the
identification and modelling of dynamically re-configurable function blocks,
for efficient design space exploration, partitioning and mapping, and for
performance evaluation. The overhead effects, e.g. context switching and
configuration data, should be included in the modelling already at the
system-level in order to produce credible information for decision-making.
This book focuses on hardware/software co-design applied for
reconfigurable SoCs. We discuss exploration of additional requirements
due to reconfigurability, repor t extensions t o two C+ + based
languages/methodologies, SystemC and OCAPI-XL, to support those
requirements, and present results of three case studies in the wireless and
multimedia communication domain that were used for the validation of the
approaches.
The book includes nine chapters, divided in three parts: Part A contains
Chapters 1 – 3 and provides an introduction to reconfigurable systems-onchip;
Part B contains Chapters 4 – 6 and describes in detail the proposed
system level design methodology and the associated tools; Part C, which
contains Chapters 7 – 9, provides the details of applying the proposed
methodology in practice.
- 可重構(gòu)計算:基于FPGA可重構(gòu)計算的理論與實踐 1.器件架構(gòu) 譯文(一)
- 基于單線激光雷達的數(shù)字重構(gòu)系統(tǒng)綜述 75次下載
- 復(fù)雜軟件系統(tǒng)重構(gòu)技術(shù)研究綜述 8次下載
- 可重構(gòu)和自適應(yīng)計算:理論與應(yīng)用 5次下載
- 如何在FPGA動態(tài)局部可重構(gòu)中進行TBUF總線宏設(shè)計 3次下載
- 基于ARM和DSP的可重構(gòu)數(shù)控系統(tǒng) 8次下載
- 復(fù)雜信號可重構(gòu)復(fù)用技術(shù)自動測試系統(tǒng)的設(shè)計_王永 0次下載
- 可重構(gòu)密碼流處理器片外流訪存系統(tǒng)的設(shè)計 0次下載
- 基于SytemC動態(tài)可重構(gòu)系統(tǒng)硬件任務(wù)管理模型 16次下載
- 單芯片可重構(gòu)數(shù)字接收機的研究
- 一種可重構(gòu)計算系統(tǒng)設(shè)計與實現(xiàn)
- 可重構(gòu)硬件操作系統(tǒng)技術(shù)
- 基于ARM和CPLD的可重構(gòu)檢測系統(tǒng)設(shè)計
- XML在可重構(gòu)制造執(zhí)行系統(tǒng)組件管理中的應(yīng)用
- 基于DSP+CPLD可重構(gòu)數(shù)控系統(tǒng)的設(shè)計
- 鐵氧體在可重構(gòu)天線中的應(yīng)用 1374次閱讀
- STM32芯片的那些系統(tǒng)級復(fù)位功能 5327次閱讀
- 基于底層實現(xiàn)和上層邏輯對可重構(gòu)系統(tǒng)任務(wù)間通信進行研究 3810次閱讀
- 基于可重構(gòu)Virtex FPGA的天基系統(tǒng) 912次閱讀
- 采用ARM和CPLD結(jié)構(gòu)的檢測系統(tǒng)可重構(gòu)設(shè)計方法 2259次閱讀
- 應(yīng)用于筆記本上的可重構(gòu)MIMO天線 6427次閱讀
- 基于微流控芯片的體外類生命系統(tǒng) 3800次閱讀
- 基于FPGA硬件平臺的可重構(gòu)系統(tǒng)調(diào)度算法詳解 2107次閱讀
- Virtex5 FPGA在ISE + Planahead上部分可重構(gòu)功能的流程和技術(shù)要點 3878次閱讀
- 方向圖可重構(gòu)天線及其相控陣研究詳細教程 6256次閱讀
- 可配置技術(shù)影響SoC(系統(tǒng)級芯片)的設(shè)計 1559次閱讀
- 可重構(gòu)技術(shù)分析及動態(tài)可重構(gòu)系統(tǒng)設(shè)計 1.3w次閱讀
- 三角形貼片的方向圖可重構(gòu)天線 2766次閱讀
- 基于FPGA動態(tài)可重構(gòu)技術(shù)的二模冗余MIPS處理器 1517次閱讀
- 動態(tài)可重構(gòu)的智能光載無線接入技術(shù) 2941次閱讀
評論